

Low Power Transceiver ASIC Development

UPN 315-90-16

David Zillig


**Semi-Annual Review of the FY97 SOMO/MO&DSD
Technology Development Program**

April 15, 1997

TELECOMMUNICATIONS AND MISSION OPERATIONS

Low Power Transceiver ASIC Development

Objective and Significance



GSFC

Overall Objective

Develop and design an ASIC or FPGA chip set which will enable the design and future implementation of a low power TDRSS compatible transceiver. This transceiver would use the ASIC/FPGA along with the new low power CCD, the ATC-LP, to reduce size and power consumption.

Goals


- ASIC/FPGA Design: Develop an ASIC or FPGA design which performs the major acquisition and tracking functions for a TDRSS compatible DG1 Mode 2 BPSK signal for data rates up to 150 KBPS with rate 1/2 convolutional encoding.

Significance

- Such a chip or chip set in conjunction with the new low power CCD will be the enabling technology for the next generation TDRSS low power transceiver architecture.

TELECOMMUNICATIONS AND MISSION OPERATIONS

Low Power Transceiver ASIC Development Objective and Significance (Cont'd)



GSFC

Goals


- **FPGA Evaluation Board Design:** Produce a circuit board design which can fully exercise the FPGA designed. The card should allow isolated part testing as well as actual transceiver functionality. The board will include the CCD front end, a control processor and all required data handling circuitry for the potential of full system operation.
- **ASIC Design Evolution:** Have the first version of the full ASIC designed, simulated and ready for fabrication.

Significance

- The evaluation board will be an invaluable tool for verifying the FPGA design. Though the chip will be fully simulated, there is no substitute for actual hardware testing. This platform will allow such testing both at the chip and operational system level. It will be designed to interface with existing transceiver hardware whenever possible.
- Once all the basic algorithms have been verified using the FPGA evaluation board, the next step will be to move toward a full ASIC design.

TELECOMMUNICATIONS AND MISSION OPERATIONS

Low Power Transceiver ASIC Development FY97 Accomplishments (Cont'd)



GSFC


FPGA Evaluation Board Design

- **Defined basic evaluation board requirements which include isolated FPGA testing as well as transceiver functional performance.**
- **Developed evaluation board block diagram.**
- **Completed detailed circuit design for evaluation board:**
- **Fabrication of FPGA evaluation board nearing completion.**

TELECOMMUNICATIONS AND MISSION OPERATIONS

Low Power Transceiver ASIC Development

FY97 Goals



GSFC

- **FPGA Evaluation Board Fabrication, Integration and Test:** The evaluation board would be laid out, fabricated, debugged and tested. The FPGA chip would be evaluated and tested using this circuit card.
- **FPGA to ASIC Design Evolution:** Once all basic algorithms have been verified using the FPGA evaluation board, the next step would be to move toward a full ASIC design which would incorporate additional major transceiver functions. These could include the high speed NCOs, Viterbi decoder, microcontroller and clocking circuitry. Test plans and chip test vectors must be generated. Chip vendors would be contacted and consulted for risk reduction.
- **ASIC Ready for Fabrication:** Have the first version of the full ASIC designed, simulated and ready for fabrication.

GSFC

- FPGA Evaluation Board Fab/I&T(Goal #1)
- FPGA to ASIC Design Evolution (Goal #2)
- ASIC Ready for Fabrication (Goal #3)